12-bits Analog Input Board (Low Gain) for PCI AI-1216AL-PCI



* Specifications, color and design of the products are subject to change without notice.

Features

Multifunction board allows you to build a complex system for even a PC with very few expansion slots.

Equipped with analog input(12 bits, 16ch), digital input / output (4 each, TTL level), counter (32 bits TTL level 1ch).

High-precision measurement can be performed by input range setup.

Detailed measurement can be performed by multiple range setup in accordance with measuring object Bipolar / unipolar range setup can be performed by software.

Input range of Low Gain type : Bipolar ±10V, ±5V, ±2.5V, ±1.25V, Unipolar 0 - +10V, 0 - +5V, 0 - +2.5V, 0 - +1.25V

Equipped with buffer memory (1K data) which can be used in either FIFO or ring format

This product has buffer memory (1K data each for analog input and output) which can be used in either FIFO or ring format. You can also perform analog input and output in the background, independent of software and the current status of the PC.

Data logger software, Windows/Linux compatible driver libraries are attached

Supporting the data logger software [C-LOGGER] that enables the graph display, zoom observation of recorded signal data, file saving, and dynamic transfer to the spreadsheet software program "Excel" without program. And also, the driver library API-PAC(W32) which makes it possible to create applications of Windows/Linux and a diagnostic program by which the operations of hardware can be checked is equipped.

Sampling can be started and stopped by software or input data comparison or by an external trigger.

Sampling can be started and stopped by software or input data comparison or by an external trigger (timing controlled by an externally input control signal)

The sampling period can be controlled by the internal clock (high-precision timer included on the board) or by an external clock (externally input control signal). This product is a PCI-bus compatible multifunction board equipped with analog input x 16ch, digital input/output (non-isolated TTL level x 4 each) and a counter (32-bit, TTL level x 1ch). It offers various input setting ranges, ensuring high precision measurement.

This product can perform sampling at various different timings based on the multiple trigger condition, clock condition. This product accompanies Windows/Linux driver and full-fledged data logger software "C-LOGGER". Possible to be used as a data recording device for MATLAB or LabVIEW, with dedicated libraries.

The product lineup consists of four different models, based on the availability of analog outputs: "High Gain" types (input ranges: $\pm 10V$, $\pm 1V$, $\pm 0.1V$, $\pm 0.01V$, 0 - +10V, 0 - +1V, 0 - +0.1V, 0 - +0.01V); and "Low Gain" types (input range: $\pm 10V$, $\pm 5V$, $\pm 2.5V$, $\pm 1.25V$, 0 - +10V, 0 - +5V, 0 - +2.5V, 0 - +1.25V).

AIO-121602AH-PCI AIO-121602AL-PCI AI-1216AH-PCI

Digital filter function to prevent wrong recognition of external signal chattering is provided.

This product has analog input / output control signal, digital input signal and digital filter function to prevent it from chattering in counter input signal. (excluding external clock input signal, counter gate signal)

Software-based calibration

Setting and calibrating the analog input and output can be performed completely by software. You can also set your own calibration data in place of the default data set at the factory and use different calibration data depending on the operating conditions

MATLAB/LabVIEW is supported by a plug-in of dedicated library.

Using the dedicated library makes it possible to create each application for MATLAB/LabVIEW.

Packing List

Board [AI-1216AL-PCI] ...1 First step guide ... 1 Disk *1 [API-PAC(W32)] ...1 Synchronization control cable (10cm) ...1 Serial number label ... 1 Product Registration Card & Warranty Certificate ... 1

*1 The Disk contains the driver software and User's Guide.

Specification

Encoder Input Section

Anatog input Isolated specification Un-Isolated Input type Single-Ended Input Input type Number of input 16ch channels Input range Bipolar ±10V, ±5V, ±2.5V, ±1.25V or Input range Unipolar 0 - 10V, 0 - 5V, 0 - 2.5V, 0 - 1.25V Absolute max. input ±20V voltage Input impedance Input impedance 1MΩ or more Resolution 12bit Non-Linearity error ±2LSB (When using the input range ±1.0V, ±5V, 0 - 10V, 0 - 5V) conversion speed 10µsec/ch Buffer memory 1K data Conversion start trigger Software / external trigger Conversion stop trigger Number of ralling edge can be selected by software) Digital filter (1µsec can be selected by software) Digital filter (1µsec can be selected by software) External stop signal TTL level (Rising or falling edge can be selected by software) Digital filter (1µsec can be selected by software) Digital filter (1µsec can be selected by software) Number of input 4 TTL level (Rising or falling edge can be selected by software) Digital I/O Number of pupt 2 TTL l	Item			Specification				
Isolated specification Un-Isolated Input type Single-Ended Input Number of input 16ch channels Bipolar ±10V, ±5V, ±2.5V, ±1.25V or Input range Bipolar 0 - 10V, 0 - 5V, 0 - 2.5V, 0 - 1.25V Absolute max. input ±20V voltage 10V Input impedance 11MΩ or more Resolution 12bit voltage 10usec/ch Buffer memory 1K data Conversion start trigger Software / external trigger Conversion stop trigger Number of sampling times / external trigger/software External start signal TTL level (Rising or falling edge can be selected by software) Digital filter (1µsec can be selected by software) Digital filter (1µsec can be selected by software) Digital I/O TTL level (Rising or falling edge can be selected by software) Digital I/O TTL level (Rising or falling edge can be selected by software) Number of output 4 TTL levels (positive logic) channels 4 TTL levels (positive logic) Number of external 1ch Counter 2 TTL levels (Gate/Up/ch								
Input type Single-Ended Input Number of input 16ch channels Bipolar ±10V, ±5V, ±2.5V, ±1.25V or Input range Bipolar ±10V, ±5V, 0 - 2.5V, 0 - 1.25V Absolute max. input ±20V voltage Input impedance Input impedance 1MΩ or more Resolution 12bit Non-Linearity error ±2LSB (When using the input range ±10V, ±5V, 0 - 10V, 0 - 5V) ±1*2*4 ±5LSB (When using the input range ±1.25V, 0 - 1.25V) Conversion speed 10µsec/ch Buffer memory 1K data Conversion stapt trigger Number of sampling times / external trigger/software External start signal TTL level (Rising or falling edge can be selected by software) Digital filter (1µsec can be selected by software) Digital filter (1µsec can be selected by software) Digital I/O Number of input 4 TTL level (Rising or falling edge can be selected by software) Digital I/O Number of output 4 TTL level (positive logic) Number of output 4 TTL levels (positive logic) channels 1ch Counting system Up count				I In-Isolated				
Number of input 16ch Input range Bipolar ±10V, ±5V, ±2.5V, ±1.25V or Input range Bipolar ±10V, ±5V, 0 - 2.5V, 0 - 1.25V Absolute max. input ±20V voltage Input impedance Input impedance 1MΩ or more Resolution 12bit Non-Linearity error ±2LSB (When using the input range ±10V, ±5V, 0 - 10V, 0 - 5V) ±12*4 ±3LSB (When using the input range ±1.25V, 0 - 1.25V) Conversion speed 10µsec/ch Buffer memory 1K data Conversion start trigger Software / external trigger Conversion stop trigger Number of sampling times / external trigger/software External stop signal TTL level (Rising or falling edge can be selected by software) Digital filter (1µsec can be selected by software) Digital filter (1µsec can be selected by software) External stop signal TTL level (Rising or falling edge can be selected by software) Digital I/O 4 TTL level (Rising or falling edge can be selected by software) Digital I/O 4 TTL level (Rising or falling edge can be selected by software) Digital I/O 4 TTL level (Rising or falling			noduori					
channels Bipolar ±10V, ±5V, ±2.5V, ±1.25V or Unipolar 0 - 10V, 0 - 5V, 0 - 2.5V, 0 - 1.25V Absolute max. input voltage ±20V Input impedance 1MΩ or more Resolution 12bit Non-Linearity error *1*2*4 ±2LSB (When using the input range ±10V, ±5V, 0 - 10V, 0 - 5V) ±3LSB (When using the input range ±1.25V, 0 - 1.25V) Conversion speed 10µsec/ch Buffer memory 1K data Conversion start trigger Software / external trigger Conversion start trigger Number of sampling times / external trigger/software External start signal TTL level (Rising or falling edge can be selected by software) Digital filter (1µsec can be selected by software) External clock signal TTL level (Rising or falling edge can be selected by software) Digital /O 1TTL level (Rising or falling edge can be selected by software) Digital /O 1TTL levels (positive logic) Number of input channels 4 TTL levels (positive logic) Number of channels 1Ch Counting system Up count Mumber of external 2 TTL levels (Gate/Up/ch inputs Gate (High level), Up (Rising edge) Number of external 2 TTL levels (G			+					
Input range Bipolar ±10V, ±5V, ±2.5V, ±1.25V or Unipolar 0 - 10V, 0 - 5V, 0 - 2.5V, 0 - 1.25V Absolute max. input ±20V voltage Input impedance Input impedance 1MΩ or more Resolution 12bit Non-Linearity error ±2LSB (When using the input range ±10V, ±5V, 0 - 10V, 0 - 5V) *1*2*4 ±5LSB (When using the input range ±2.5V, 0 - 2.5V) *1*2*4 ±5LSB (When using the input range ±1.25V, 0 - 1.25V) Conversion speed 10µsse/ch Buffer memory 1K data Conversion start trigger Software / external trigger for ampling times / external trigger/software External start signal TTL level (Rising or falling edge can be selected by software) Digital filter (1µsec can be selected by software) Digital filter (1µsec can be selected by software) External clock signal TTL level (Rising or falling edge can be selected by software) Digital //O 1TL level (Rising or falling edge can be selected by software) Digital //O 4 TTL level (Rising or falling edge can be selected by software) Number of input 4 TTL level (Rising or falling edge can be selected by software) Number of output 4 TTL levels (cate/Up/ch <t< td=""><td></td><td></td><td>ul</td><td>1001</td></t<>			ul	1001				
Linipolar 0 - 10V, 0 - 5V, 0 - 2.5V, 0 - 1.25V Absolute max. input ±20V Voltage 11MΩ or more Resolution 12bit Non-Linearity error ±2LSB (When using the input range ±10V, ±5V, 0 - 10V, 0 - 5V) ±3LSB (When using the input range ±1.25V, 0 - 1.25V) Conversion speed 10µsec/ch Buffer memory 1K data Conversion start trigger Software / external trigger Conversion start trigger Software / external trigger Conversion stop trigger Number of sampling times / external trigger/software External start signal TTL level (Rising or falling edge can be selected by software) Digital filter (1µsec can be selected by software) Digital filter (1µsec can be selected by software) External clock signal TTL level (Rising or falling edge can be selected by software) Digital I/O Number of output 4 TTL levels (positive logic) channels 4 TTL levels (positive logic) channels 1/ch Number of output 4 TTL levels (positive logic, pulse output) channels 1/ch Counter 1/ch Number of external				Bipolar +10V +5V +2 5V +1 25V or				
Absolute max. input ±20V Input impedance 1MΩ or more Resolution 12bit Non-Linearity error ±2LSB (When using the input range ±10V, ±5V, 0 - 10V, 0 - 5V) ±1*2*4 ±5LSB (When using the input range ±1.25V, 0 - 2.5V) Conversion speed 10µsec/ch Buffer memory 1K data Conversion start trigger Software / external trigger Digital filter (1µsec can be selected by software) Digital filter (1µsec can be selected by software) External stop signal TTL level (Rising or falling edge can be selected by software) Digital I/O Number of or input 4 TTL levels (positive logic) Number of output 4 TTL levels (positive logic) Channels Counter 1Ch Counting system Up count Max. count FFFFFFFh (Binary data,32bit) Number of external 2 TTL levels (Gate/Up)/ch	mpuri	ange						
voltage 1MΩ or more Resolution 12bit Non-Linearity error ±2LSB (When using the input range ±10V, ±5V, 0 - 10V, 0 - 5V) *12*4 ±2LSB (When using the input range ±1.25V, 0 - 2.5V) Conversion speed 10µsec/ch Buffer memory 1K data Conversion start trigger Software / external trigger Conversion start trigger Number of sampling times / external trigger/software External start signal TTL level (Rising or falling edge can be selected by software) Digital filter (1µsec can be selected by software) Digital filter (1µsec can be selected by software) External stop signal TTL level (Rising or falling edge can be selected by software) Digital filter (1µsec can be selected by software) Digital filter (1µsec can be selected by software) Digital I/O Number of input 4 TTL levels (positive logic) Number of output channels 4 TTL levels (positive logic) Conter Number of external 2 TTL levels (Gate/Up)/ch 104 Number of external 2 TTL levels (Gate/Up)/ch 104 Number of external 2 TTL levels (Gate/Up)/ch 104 Number of external 10	Absolu	ute max.	input					
Resolution 12bit Non-Linearity error ±2LSB (When using the input range ±10V, ±5V, 0 - 10V, 0 - 5V) ±3LSB (When using the input range ±2.5V, 0 - 1.25V) ±5LSB (When using the input range ±1.25V, 0 - 1.25V) Conversion speed 10µsec/ch Buffer memory 1K data Conversion start trigger Software / external trigger Conversion start trigger Software / external trigger Conversion stop trigger Number of sampling times / external trigger/software External start signal TTL level (Rising or falling edge can be selected by software) Digital filter (1µsec can be selected by software) Digital filter (1µsec can be selected by software) External clock signal TTL level (Rising or falling edge can be selected by software) Digital l/O Number of input 4 TTL levels (positive logic) Number of output 4 TTL levels (positive logic) channels 1Ch Counter State(High level), Up (Rising edge) Number of external 2 TTL levels (Gate/Up)/ch inputs Gate (High level), Up (Rising edge) Number of external 2 TTL levels (Gate/Up)/ch inputs 64 ports								
Non-Linearity error ±2LSB (When using the input range ±10V, ±5V, 0 - 10V, 0 - 5V) ±1*2*4 ±5LSB (When using the input range ±1.25V, 0 - 2.5V) Conversion speed 10µsec/ch Buffer memory 1K data Conversion start trigger Software / external trigger Conversion stop trigger Number of sampling times / external trigger/software External start signal TTL level (Rising or falling edge can be selected by software) Digital filter (1µsec can be selected by software) Digital filter (1µsec can be selected by software) Digital filter (1µsec can be selected by software) Digital filter (1µsec can be selected by software) Digital filter (1µsec can be selected by software) Digital filter (1µsec can be selected by software) Digital I/O V 4 TTL level (Rising or falling edge can be selected by software) Number of onput 4 TTL levels (positive logic) 4 TTL levels (positive logic) channels 1Ch Counter Counter Number of channels 1Ch Count Gate(Up)/ch inputs Gate (High level), Up (Rising edge) Number of external 2 TTL levels (Gate/Up)/ch inputs Gate (High level), Up (Rising edge) Number of external 2 TTL levels (Gate/Up)/ch <td>Input i</td> <td>mpedar</td> <td>ice</td> <td colspan="5">1MΩ or more</td>	Input i	mpedar	ice	1MΩ or more				
Non-Linearity error ±3LSB (When using the input range ±2.5V, 0 - 2.5V) *1*2*4 ±3LSB (When using the input range ±1.25V, 0 - 1.25V) Conversion speed 10µsec/ch Buffer memory 1K data Conversion stap trigger Number of sampling times / external trigger/software External start signal TTL level (Rising or falling edge can be selected by software) External stop signal TTL level (Rising or falling edge can be selected by software) Digital filter (1µsec can be selected by software) Digital filter (1µsec can be selected by software) Digital filter (1µsec can be selected by software) Digital filter (1µsec can be selected by software) Digital //O Number of input channels 4 TTL level (Rising or falling edge can be selected by software) Digital I/O 4 TTL levels (positive logic) channels Number of onput channels 4 TTL levels (positive logic) channels Counter 0 µ count Max. count FFFFFFFF (Binary data,32bit) Number of external 2 TTL levels (Gate/Up)/ch inputs Gate (High level), Up (Rising edge) Number of external 2 TTL levels (Gate/Up)/ch Number of external 1 TTL count match output (positive logic, pulse output) outputs	Resolu	ution		12bit				
Conversion speed 10µsec/ch Buffer memory 1K data Conversion start trigger Software / external trigger Conversion stop trigger Number of sampling times / external trigger/software External start signal TTL level (Rising or falling edge can be selected by software) Digital filter (1µsec can be selected by software) Digital filter (1µsec can be selected by software) External stop signal TTL level (Rising or falling edge can be selected by software) Digital filter (1µsec can be selected by software) Digital filter (1µsec can be selected by software) Digital I/O Number of input 4 TTL level (Rising or falling edge can be selected by software) Number of output 4 TTL levels (positive logic) channels Number of output 4 TTL levels (positive logic) channels Counter Itch Counting system Up count Max. count FFFFFFF (Binary data,32bit) Number of external Number of external 2 TTL levels (Gate/Up/ch inputs Gate (High level), Up (Rising edge) Number of external TTL levels (Max.) Common section ITL Count match output (positive logic, pulse output) outputs Response frequency 10MHz (M			error	±3LSB (When using the input range ±2.5V, 0 - 2.5V)				
Buffer memory 1K data Conversion start trigger Software / external trigger Conversion stop trigger Number of sampling times / external trigger/software External start signal TTL level (Rising or falling edge can be selected by software) External stop signal TTL level (Rising or falling edge can be selected by software) External stop signal TTL level (Rising or falling edge can be selected by software) Digital filter (1µsec can be selected by software) Digital filter (1µsec can be selected by software) Digital //O TTL level (Rising or falling edge can be selected by software) Digital //O 4 TTL level (Rising or falling edge can be selected by software) Number of input channels 4 TTL level (Rising or falling edge can be selected by software) Number of output channels 4 TTL levels (positive logic) Counter 4 TTL levels (positive logic) Number of channels 1ch Counting system Up count Max. count FFFFFFFF h (Binary data,32bit) Number of external 2 TTL levels (Gate/Up)/ch inputs Gate (High level), Up (Rising edge) Number of external Number of external TTL levels (Max.)	Conve	ersion sr	beed					
Conversion start trigger Software / external trigger Conversion stop trigger Number of sampling times / external trigger/software External start signal TTL level (Rising or falling edge can be selected by software) Digital filter (1usec can be selected by software) Digital filter (1usec can be selected by software) External stop signal TTL level (Rising or falling edge can be selected by software) Digital filter (1usec can be selected by software) Digital filter (1usec can be selected by software) External clock signal TTL level (Rising or falling edge can be selected by software) Digital filter (1usec can be selected by software) Digital filter (1usec can be selected by software) Digital filter (1usec can be selected by software) Digital filter (1usec can be selected by software) Digital filter (1usec can be selected by software) Digital filter (1usec can be selected by software) Digital filter (1usec can be selected by software) Digital filter (1usec can be selected by software) Digital filter (1usec can be selected by software) Digital filter (1usec can be selected by software) Digital filter (1usec can be selected by software) Digital filter (1usec can be selected by software) Number of output channels 4 TTL levels (positive logic) Number of output channels								
Conversion stop trigger Number of sampling times / external trigger/software External start signal TTL level (Rising or falling edge can be selected by software) Digital filter (1µsec can be selected by software) External stop signal TTL level (Rising or falling edge can be selected by software) External clock signal TTL level (Rising or falling edge can be selected by software) Digital filter (1µsec can be selected by software) Digital filter (1µsec can be selected by software) Digital //O TTL level (Rising or falling edge can be selected by software) Number of input channels 4 TTL level (Rising or falling edge can be selected by software) Number of output channels 4 TTL level (Rosing or falling edge can be selected by software) Counter Number of output channels 4 TTL levels (positive logic) Counter Number of channels 1ch Counting system Up count Max. count Max. count FFFFFFh (Binary data,32bit) Number of external inputs Number of external outputs 0 TTL levels (Gate/Up)/ch 1000000000000000000000000000000000000								
External start signal TTL level (Rising or falling edge can be selected by software) Digital filter (1,usec can be selected by software) External stop signal TTL level (Rising or falling edge can be selected by software) Digital filter (1,usec can be selected by software) Digital filter (1,usec can be selected by software) External clock signal TTL level (Rising or falling edge can be selected by software) Digital l/O ITL level (Rising or falling edge can be selected by software) Number of input 4 TTL levels (positive logic) channels Itl level (positive logic) Number of output 4 TTL levels (positive logic) channels Itl levels (positive logic) Counter Itl levels (positive logic) Mumber of channels 1ch Counting system Up count Max. count FFFFFFF (Binary data,32bit) Number of external 2 TTL levels (Gate/Up/ch inputs Gate (High level), Up (Rising edge) Number of external TTL levels (Max.) Common section ITL Count match output (positive logic, pulse output) uptust 64 ports Interruption level Errors and various factors, One interrupt request								
Digital filter (1µsec can be selected by software) External stop signal TTL level (Rising or falling edge can be selected by software) Digital filter (1µsec can be selected by software) Digital filter (1µsec can be selected by software) Digital VO TTL level (Rising or falling edge can be selected by software) Digital I/O A TTL level (Rising or falling edge can be selected by software) Number of input channels 4 TTL levels (positive logic) Number of output channels 4 TTL levels (positive logic) Counter Vital transformed to the provide the prov								
External stop signal TTL level (Rising or falling edge can be selected by software) Digital filter (1,usec can be selected by software) External clock signal TTL level (Rising or falling edge can be selected by software) Digital filter (1,usec can be selected by software) TTL level (Rising or falling edge can be selected by software) Digital I/O Number of input channels 4 TTL levels (positive logic) Number of output channels 4 TTL levels (positive logic) Counter 1ch Number of channels 1ch Counting system Up count Max. count FFFFFFFFh (Binary data,32bit) Number of external inputs 2 TTL levels (Gate/Up)/ch Response frequency 10MHz (Max.) Common section 17L Count match output (positive logic, pulse output) I/O address 64 ports Interruption level Errors and various factors, One interrupt request line as INTA Connector CN1 37 pin D-SUB connector [F (female) type] DCLC-J37SAF-20L9E [mfd by JAE] or equivalent to it CN2 Connector CN2 30-pin Pin-header PS-30PE-D4TIPNI [mfd. by JAE] or equivalent to it Power consumption 5VDC 400mA (Max.)	Extorn	iai start	oigiliai					
Digital filter (1µsec can be selected by software) External clock signal TTL level (Rising or falling edge can be selected by software) Digital I/O Number of input 4 TTL level (Rising or falling edge can be selected by software) Number of output channels 4 TTL levels (positive logic)	Extern	al stop	signal					
Digital I/O 4 TTL levels (positive logic) Number of input channels 4 TTL levels (positive logic) Number of output channels 4 TTL levels (positive logic) Counter 4 TTL levels (positive logic) Number of channels 1ch Counting system Up count Max. count FFFFFFFR (Binary data,32bit) Number of external 2 TTL levels (Gate/Up)/ch inputs Gate (High level), Up (Rising edge) Number of external TTL Count match output (positive logic, pulse output) outputs Gate (High level), Up (Rising edge) Number of external TTL Count match output (positive logic, pulse output) outputs Gate (High level), Up (Rising edge) Number of external TTL Count match output (positive logic, pulse output) outputs Gate (High level), Up (Rising edge) Number of external TTL Sount match output (positive logic, pulse output) Outputs TTL Count match output (positive logic, pulse output) Outputs Errors and various factors, One interrupt request line as INTA Connector CN1 37 pin D-SUB connector [F (female) type] DCLC-J37SAF-20L9E [mfd by JAE] or equivalent to it CN2 <			5					
Number of input channels 4 TTL levels (positive logic) Number of output channels 4 TTL levels (positive logic) Counter 4 TTL levels (positive logic) Number of channels 1ch Counting system Up count Max. count FFFFFFFF (Binary data, 32bit) Number of external inputs 2 TTL levels (Gate/Up)/ch Gate (High level), Up (Rising edge) Number of external outputs TTL Count match output (positive logic, pulse output) Common section 10MHz (Max.) Connector 64 ports Interruption level Errors and various factors, One interrupt request line as INTA Connector CN1 37 pin D-SUB connector [F (female) type] DCLC-J37SAF-20L9E [mfd by JAE] or equivalent to it CN2 30-pin Pin-header PS-30PE-D4TIPNI [mfd. by JAE] or equivalent to it Power consumption 5VDC 400mA (Max.)		al clock	signal	TTL level (Rising or falling edge can be selected by software)				
channels 4 TTL levels (positive logic) Number of output channels 4 TTL levels (positive logic) Counter 1ch Number of channels 1ch Counting system Up count Max. count FFFFFFh (Binary data,32bit) Number of external inputs 2 TTL levels (Gate/Up)/ch Number of external outputs Gate (High level), Up (Rising edge) Number of external outputs TTL Count match output (positive logic, pulse output) Outputs TTL Count match output (positive logic, pulse output) Outputs 64 ports Interruption level Errors and various factors, One interrupt request line as INTA Connector CN1 37 pin D-SUB connector [F (female) type] DCLC-J37SAF-20L9E [mfd by JAE] or equivalent to it CN2 CN2 30-pin Pin-header PS-30PE-D4TIPNI [mfd. by JAE] or equivalent to it PS-30PE-D4TIPNI [mfd. by JAE] or equivalent to it								
Number of output channels 4 TTL levels (positive logic) Counter Itch Number of channels 1ch Counting system Up count Max. count FFFFFFh (Binary data,32bit) Number of external 2 TTL levels (Gate/Up)/ch inputs Gate (High level), Up (Rising edge) Number of external outputs TTL Count match output (positive logic, pulse output) Outputs Gate (Max.) Common section Errors and various factors, One interrupt request line as INTA Connector CN1 37 pin D-SUB connector [F (female) type] DCLC-J37SAF-20L9E [mfd by JAE] or equivalent to it CN2 30-pin Pin-header PS-30PE-D4TIPNI [mfd. by JAE] or equivalent to it PS-30PE-D4TIPNI [mfd. by JAE] or equivalent to it		Number of input		4 TTL levels (positive logic)				
Counter Ich Number of channels 1ch Counting system Up count Max. count FFFFFFF (Binary data,32bit) Number of external 2 TTL levels (Gate/Up)/ch inputs Gate (High level), Up (Rising edge) Number of external 0 TTL Count match output (positive logic, pulse output) outputs TTL Count match output (positive logic, pulse output) Response frequency 10MHz (Max.) Common section 64 ports Interruption level Errors and various factors, One interrupt request line as INTA Connector CN1 37 pin D-SUB connector [F (female) type] DCLC-J37SAF-20L9E [mfd by JAE] or equivalent to it CN2 Q0-pin Pin-header PS-30PE-D4TIPNI [mfd. by JAE] or equivalent to it Power consumption 5VDC 400mA (Max.)				4 TTL levels (positive logic)				
Number of channels 1ch Counting system Up count Max. count FFFFFFh (Binary data,32bit) Number of external 2 TTL levels (Gate/Up)/ch inputs Gate (High level), Up (Rising edge) Number of external outputs TTL Count match output (positive logic, pulse output) Response frequency 10MHz (Max.) Common section 64 ports Interruption level Errors and various factors, One interrupt request line as INTA Connector CN1 37 pin D-SUB connector [F (female) type] DCLC-J37SAF-20L9E [mfd by JAE] or equivalent to it CN2 30-pin Pin-header PS-30PE-D4TIPNI [mfd. by JAE] or equivalent to it PS-30PE-D4TIPNI [mfd. by JAE] or equivalent to it	chann							
Counting system Up count Max. count FFFFFFFh (Binary data,32bit) Number of external 2 TTL levels (Gate/Up)/ch inputs Gate (High level), Up (Rising edge) Number of external TTL Count match output (positive logic, pulse output) outputs TTL Count match output (positive logic, pulse output) Response frequency 10MHz (Max.) Common section 64 ports Interruption level Errors and various factors, One interrupt request line as INTA Connector CN1 37 pin D-SUB connector [F (female) type] DCLC-J37SAF-20L9E [mfd by JAE] or equivalent to it CN2 30-pin Pin-header PS-30PE-D4TIPNI [mfd. by JAE] or equivalent to it PS-30PE-D4TIPNI [mfd. by JAE] or equivalent to it	Counter							
Max. count FFFFFFh (Binary data,32bit) Number of external inputs 2 TTL levels (Gate/Up)/ch Mumber of external outputs 2 TTL levels (Gate/Up)/ch Number of external outputs TTL count match output (positive logic, pulse output) Response frequency 10MHz (Max.) Common section 64 ports I/O address 64 ports Interruption level Errors and various factors, One interrupt request line as INTA Connector CN1 37 pin D-SUB connector [F (female) type] DCLC-J37SAF-20L9E [mfd by JAE] or equivalent to it CN2 Opin Pin-header PS-30PE-D4TIPNI [mfd. by JAE] or equivalent to it Power consumption 5VDC 400mA (Max.)				1ch				
Number of external inputs 2 TTL levels (Gate/Up)/ch Gate (High level), Up (Rising edge) Number of external outputs TTL Count match output (positive logic, pulse output) Response frequency 10MHz (Max.) Common section 64 ports I/O address 64 ports Interruption level Errors and various factors, One interrupt request line as INTA Connector CN1 37 pin D-SUB connector [F (female) type] DCLC-J37SAF-20L9E [mfd by JAE] or equivalent to it CN2 Rower consumption 5VDC 400mA (Max.)	Count	ing syst	em					
inputs Gate (High level), Up (Rising edge) Number of external outputs TTL Count match output (positive logic, pulse output) Response frequency 10MHz (Max.) Common section 64 ports Interruption level Errors and various factors, One interrupt request line as INTA Connector CN1 37 pin D-SUB connector [F (female) type] DCLC-J37SAF-20L9E [mfd by JAE] or equivalent to it CN2 30.pin Pin-header PS-30PE-D4TIPNI [mfd. by JAE] or equivalent to it PS-30PE-D4TIPNI [mfd. by JAE] or equivalent to it		Max. count						
Number of external outputs TTL Count match output (positive logic, pulse output) Response frequency 10MHz (Max.) Common section 64 ports Interruption level Errors and various factors, One interrupt request line as INTA Connector CN1 Outputs 000000000000000000000000000000000000			ernal					
outputs Interruption level Errors and various factors, One interrupt request line as INTA Interruption level Errors and various factors, One interrupt request line as INTA Connector CN1 37 pin D-SUB connector [F (female) type] DCLC-J37SAF-20L9E [mfd by JAE] or equivalent to it CN2 30-pin Pin-header PS-30PE-D4TIPNI [mfd. by JAE] or equivalent to it Power consumption 5VDC 400mA (Max.)								
Common section 64 ports I/O address 64 ports Interruption level Errors and various factors, One interrupt request line as INTA Connector CN1 37 pin D-SUB connector [F (female) type] DCLC-J37SAF-20L9E [mfd by JAE] or equivalent to it CN2 30-pin Pin-header PS-30PE-D4TIPNI [mfd. by JAE] or equivalent to it SVDC 400mA (Max.) CN2	output							
I/O address 64 ports Interruption level Errors and various factors, One interrupt request line as INTA Connector CN1 37 pin D-SUB connector [F (female) type] DCLC-J37SAF-20L9E [mfd by JAE] or equivalent to it CN2 30-pin Pin-header PS-30PE-D4TIPNI [mfd. by JAE] or equivalent to it Power consumption 5VDC 400mA (Max.)				10MHz (Max.)				
Interruption level Errors and various factors, One interrupt request line as INTA Connector CN1 37 pin D-SUB connector [F (female) type] DCLC-J37SAF-20L9E [mfd by JAE] or equivalent to it CN2 30-pin Pin-header PS-30PE-D4TIPNI [mfd. by JAE] or equivalent to it Power consumption 5VDC 400mA (Max.)								
Connector CN1 37 pin D-SUB connector [F (female) type] DCLC-J37SAF-20L9E [mfd by JAE] or equivalent to it CN2 30-pin Pin-header PS-30PE-D4TIPNI [mfd. by JAE] or equivalent to it Power consumption 5VDC 400mA (Max.)								
DCLC-J37SAF-20L9E [mid by JAE] or equivalent to it CN2 30-pin Pin-header PS-30PE-D4TIPNI [mid. by JAE] or equivalent to it Power consumption 5VDC 400mA (Max.)								
PS-30PE-D4TIPNI [mfd. by JAE] or equivalent to it Power consumption 5VDC 400mA (Max.)	Conne	ector	CN1	DCLC-J37SAF-20L9E [mfd by JAE] or equivalent to it				
Power consumption 5VDC 400mA (Max.)			CN2					
	Power							
		Operating condition		0 - 50°C, 10 - 90%RH (No condensation)				
Dimension (mm) 176.41 (L) x 105.68 (H)								
Weight 135g			,					
Certification RoHS,VCCI				0				
Certification RoHS,VCCI				RoHS,VCCI				

1 The non-linearity error means an error of approximately 0.1% occurs over the maximum


range at 0 C and 50 C ambient temperature. *2 At the time of the source use of a signal which built in the high-speed operational

amplifier.

*3 This board requires power supply at +5V from an expansion slot (it does not work on a machine with a +3.3V power supply alone).

*4 This accuracy is tested in bipolar mode. The accuracy in unipolar mode is double.

Board Dimensions



The standard outside dimension (L) is the distance from the end of the board to the outer surface of the slot cover.

Support Software

Windows version of analog I/O driver API-AIO(WDM) [Stored on the bundled Disk driver library API-PAC(W32)]

The API-AIO(WDM) is the Windows version driver library software that provides products in the form of Win32 API functions (DLL). Various sample programs such as Visual Basic and Visual C++, etc and diagnostic program useful for checking operation is provided.

You can download the updated version from the CONTEC's Web site (http://www.contec.com/apipac/). For more details on the supported OS, applicable language and new information, please visit the CONTEC's Web site.

Linux version of analog I/O driver API-AIO(LNX) [Stored on the bundled Disk driver library API-PAC(W32)]

The API-AIO(LNX) is the Linux version driver software which provides device drivers (modules) by shared library and kernel version. Various sample programs of gcc are provided. You can download the updated version from the CONTEC's Web site (http://www.contec.com/apipac/). For more details on the supported OS, applicable language and new information, please visit the CONTEC's Web site.

Data Logger Software C-LOGGER (Supplied: Stored on the API-PAC(W32) Disk)

C-LOGGER is a data logger software program compatible with our analog I/O products. This program enables the graph display of recorded signal data, zoom observation, file saving, and dynamic transfer to the spreadsheet software "Excel". No troublesome programming is required.

CONTEC provides download services (at

http://www.contec.com/clogger) to supply the updated drivers. For details, refer to the C-LOGGER Users Guide or our website.

Data Acquisition library for MATLAB ML-DAQ (Available for downloading (free of charge) from the CONTEC web site.)

This is the library software which allows you to use our analog I/O device products on MATLAB by the MathWorks. Each function is offered in accordance with the interface which is integrated in MATLAB's Data Acquisition Toolbox. See http://www.contec.com/mldaq/ for details and download of ML-DAQ.

Data acquisition VI library for LabVIEW VI-DAQ (Available for downloading (free of charge) from the CONTEC web site.)

This is a VI library to use in National Instruments LabVIEW. VI-DAQ is created with a function form similar to that of LabVIEW's Data Acquisition VI, allowing you to use various devices without complicated settings.

See http://www.contec.com/vidaq/ for details and download of VI-DAQ.

Cable & Connector

Cable(Option)

Flat Cable with Two 37-pin D- SUB Connectors PCB37P-1.5 (1.5m) Shielded Cable with Two 37-pin D- SUB Connectors : PCB37PS-0.5P (0.5m) : PCB37PS-1.5P (1.5m) Flat Cable with One 37-pin D- SUB Connector : PCA37P-1.5 (1.5m) Shielded Cable with One 37-pin D- SUB Connector : PCA37PS-0.5P (0.5m) : PCA37PS-1.5P (1.5m) 30-pin Pinhead Connector to 37-pin D-SUB Connector : DT/B2 (0.5m) *1 **Connector (Option)** D-SUB37P Male Connector Set (5pieses)

: CN5-D37M It is necessary for the connection of the digital I/O signal, the counter signal, and the *1 control signal

: EPD-37A *1*2*3

: EPD-37 *1*3

: DTP-3A *1*3 : DTP-4A *1*3

Accessories


Accessories (Option)

Screw Terminal (M3 x 37P) Screw Terminal (M3.5 x 37P) **General Purpose Terminal** Screw Terminal

PCB37P or PCB37PS optional cable is required separately.


- *1 *2 "Spring-up" type terminal is used to prevent terminal screws from falling off. A DT/E2 and PCB37P or PCB37PS optional cable is required separately. *3
- Check the CONTEC's Web site for more information on these options.

Block Diagram



Connector shape

The on-board interface connector (CN1 and CN2) is used when connecting this product and the external devices.



Please refer to page 3 for more information on the supported cable and accessories.

Connector Pin Assignment Pin Assignments of Interface Connector

Analog Input 0 - Analog Input 15	Analog input signal. The numbers correspond to channel numbers.					
Analog Ground	Common analog ground for analog I/O signals.					
Digital Ground	Common digital ground for digital I/O signals, external trigger inputs, external sampling clock inputs, and counter I/O signals.					
+5VDC	5V DC from PC The current capacity that can be output is as follows. AIO-121602AI-PCI, AIO-121602AL-PCI: The total of "5+ V DC from PC [CN1]" and "VCC [CN2]" is 0.9A. AI-1216AH-PCI, AI-1216AL-PCI: The total of "5+ V DC from PC [CN1]" and "VCC [CN2]" is 1.0A.					
N.C.	No connection to this pin.					

A CAUTION

analog or digital ground.

Neither connect outputs to each other. Doing either can result in a fault.

If analog and digital ground are shorted together, noise on the digital signals may affect the analog signals. Accordingly, analog and digital ground should be separated.

Leave "Reserved" pins unconnected. Connecting these pins may cause a fault in the board.

Pin Assignments of Interface Connector CN2

0		C	N2		
Digital Ground Digital Output 03 Digital Output 02 Digital Output 01 Digital Output 00 Digital Output 00	DGND DGND DGND DGND DGND Reserved DGND DGND DGND DGND DGND	B11 B10	A14 A13 - A12 - A11 - A10 - A9 A8 A8 A6 A5 A4	N.C. N.C. AI START AI STOP AI EXCLK CNT GATE CNT UPCLK CNT OUT Vcc DGND DI 03 DI 02 DI 01	Not Connect Not Connect Al External Start Trigger Input Al External Start Trigger Input Al External Stort Trigger Input CNT GATE Counter Gate Control Input Counter UP Clock Input CNT UPCLK Counter Output 5V Digital Ground Digital Input 03 Digital Input 03 Digital Input 01 Digital Input 01 Digital Input 01

AI External Start Trigger Input	External trigger input for starting analog input sampling.			
AI External Stop Trigger Input	External trigger input for stopping analog input sampling.			
AI External Sampling Clock	External sampling clock input for analog input.			
Input				
Digital Input00 - Digital Input03	Digital input signal.			
Digital Output00 - Digital Output03	Digital output signal.			
Counter Gate Control Input	Gate control input signal for counter.			
Counter Up Clock Input	Count-up clock input signal for counter.			
Counter Output	Counter output signal.			
Digital Ground	Common digital ground for digital I/O signals, external trigger			
	inputs, external sampling clock inputs, and counter I/O			
	signals.			
VCC	5V DC from PC			
	The current capacity that can be output is as follows.			
	AIO-121602AH-PCI, AIO-121602AL-PCI: The total of "5+ V			
	DC from PC [CN1]" and "VCC [CN2]" is 0.9A.			
	AI-1216AH-PCI, AI-1216AL-PCI: The total of "5+ V DC from			
	PC [CN1]" and "VCC [CN2]" is 1.0A.			
Reserved	Reserved pin.			
N.C.	No connection to this pin.			

▲ CAUTION

Do not connect any of the outputs and power outputs to the analog or digital ground.


Neither connect outputs to each other. Doing either can result in a fault.

If analog and digital ground are shorted together, noise on the digital signals may affect the analog signals.


Accordingly, analog and digital ground should be separated. Leave "Reserved" pins unconnected. Connecting these

pins may cause a fault in the board.

Optional Cable DT/B2



Pin Assignments of an optional cable 37-Pin D-SUB



Analog Signal Connection

Analog signal input types are divided into single-ended input and differential input. This board uses single-ended input fixed. The following examples show how to connect analog input signals using a flat cable and a shielded cable.

Single-ended Input


The following figure shows an example of flat cable connection. Connect separate signal and ground wires for each analog input channel on CN1.

Single-ended Input Connection (Flat Cable)

BOARD	CN1	Cable	1	Signal Source
Analog Input 015				
Analog Ground	_		o	
	. ÷		i	$\frac{1}{2}$

The following figure shows an example of shield cable connection. Use shielded cable if the distance between the signal source and board is long or if you want to provide better protection from noise. For each analog input channel on CN1, connect the core wire to the signal line and connect the shielding to ground.

Single-ended Input Connection (Shield Cable)



A CAUTION

If the signal source contains too fast signals, the signal may effect the cross-talk noise between channels.

If the board and the signal source receive noise or the distance between the board and the signal source is too long, data may not be input properly.

An input analog signal should not exceed the maximum input voltage (relate to the board analog ground). If it exceeds the maximum voltage, the board may be damaged.


Connect all the unused analog input channels to analog ground.

The signal connected to an input channel may fluctuate after switching of the multiplexer. If this occurs, shorten the cable between the signal source and the analog input board or insert a high-speed amplifier as a buffer between the two to reduce the fluctuation.


Digital I/O signals, Counter signals and Control signals Connection

The following sections show examples of how to connect digital I/O signals, counter I/O signals, and other control I/O signals (external trigger input signals, sampling clock input signals, etc.). All the digital I/O signals and control signals are TTL level signals.

Digital Input Connection



Digital Output Connection



▲ CAUTION

Do not short the output signals to analog ground, digital ground, and/or power line. Doing so may damage the board.

About the counter input control signal

Counter Gate Control Input (refer to the page 3 Connector Pin Assignment) acts as an input that validate or invalidate the input of an external clock for the counter. This function enables the control of an external clock input for the counter. The external clock for the counter is effective when input is "High", and invalid when input is "Low". If unconnected, it is a pull-up in the board (card) and remains "High". Therefore the external clock for the counter is effective when the counter gate control input is not connected.

▲ CAUTION

Do not short the output signals to analog ground, digital ground, and/or power line. Doing so may cause damage.