# 4ch 32Bit High-Speed Up/Down Counter Board for Low Profile PCI (TTL Input)

# CNT32-4MT(LPCI)



\* Specifications, color and design of the products are subject to change without notice.

### **Features**

Can input two-phase and single-phase signals.

Can input pulse signals up to 10MHz and can resolve phase differences as short as 25nsec.

Can be converted to a differential input interface using the differential unit (CTP-4D) and connection cable (CNT-68M/50M) which are sold separately.

One control signal input pin per channel.

Can count values sampling at a maximum sampling rate of 20 MHz

Supporting bus mastering, enabling high-speed data transfer between the board and the PC without intervention from the CPU.

Can generate an interrupt, issuing an external signal, or presetting/zero-clearing the count value when it matches an arbitrary predefined value.

Support for both of low-profile and standard PCI slots (interchangeable with a bundled bracket).

This is a PCI bus compliant interface board for counting the pulses input from the external device.


The board supports a low-profile PCI slot and, if replaced with the supplied bracket, supports a PCI slot, too.

The board has four channels of 32-bit up/down counters, allowing external devices such as a rotary encoder and a linear scale to be connected. Given below are examples of using the board for "detecting a position of the table of a machine tool" and "detecting a change in weight".

The pulse signal inputting interface is unisolated LVTTL-level input that can input pulse signals at high speed.

The application for this board can transfer data between the board and the PC at high speed using PCI bus mastering.

#### <Example >



# **Specification**

#### <1/2>

< 1/2		Specification				
I t	Item	Specification				
Input						
Cou		L				
	Channel count	4 channels				
	Count system	Up/down counting				
		(2-phase/Single-phase/Single-phase Input with Gate				
		Control Attached)				
	Max. count	FFFFFFFh(binary data, 32Bit)				
	Input type	Unisolated LVTTL level input				
		Phase-A/UP 1 x 4 channels				
	Input signal	Phase-B/DOWN 1 x 4 channels				
		Phase-Z/CLR 1 x 4 channels				
	Response frequency	10MHz 50% duty				
	Digital filter	0.1μsec - 1.6384msec or not used				
		(can be independently set for each channel.)				
	Timer	1msec - 6553msec 1msec unit				
	Counter start trigger	Software/External start input/Sampling start trigger				
	Counter stop trigger	Software/External stop input/Sampling stop trigger				
Sam	pling					
	Sampling start trigger	Software/External start input/Count match				
	Sampling stop trigger	Software/External stop input/Specification number/Bus				
	campining stop angger	master tranfer error/Count match				
	Sampling clock	Sampling timer/External clock input				
	Sampling timer	50nsec - 107sec 25nsec unit(can not be independently				
		set for each channel.)				
	External sampling start signal	Unisolated LVTTL level input (Select Rise or Fall)				
	External sampling stop signal	Unisolated LVTTL level input (Select Rise or Fall)				
	External sampling clock signal	Unisolated LVTTL level input (Fall)				
	Response frequency	10MHz 50% duty				
Con						
[ ]		Unisolated LVTTL level input				
	Control input channel	1 x 4 channels				
	si nipat orianiloi	- Preset(Select Rise or Fall)				
		- Zero-clear(Select Rise or Fall)				
	Control input signal	- Counter start/stop(Select Rise or Fall)				
	, 5	- General-purpose input(positive logic)				
		Software-selected from among the above four options				
	Response time	100nsec (Max.)				
	•	Count match(8 points), Counter error(2 points), Sampling				
inter	rupt event	factor(6 points), Carry/Borrow(1 points), Timer(1 points)				

CNT32-4MT(LPCI)

#### < 2/2>

	Item	Specification			
Output					
Contro	ol				
	Control output	Unisolated LVTTL level output			
	signal type				
	Control output	1 x 4 channels			
	channel				
		- Count match 0 output(one-shot pulse output)			
		- Count match 1 output(one-shot pulse output)			
	Control output	- Digital filter error output(one-shot pulse output)			
	signal	- Abnormal input error output(one-shot pulse output)			
	o.g. a.	- General-purpose output(Level output)			
		Software-selected from among the above five options			
		(Positive/negative logic is selected with the software.)			
	One shot output	Selected between 10µsec, 100µsec, 1msec, 10msec and			
	signal amplitude	100 msec			
		(Can be set for each channel, within precision + 1μsec)			
	Response time	100nsec (Max.)			
	Rated output	I <sub>OL</sub> =8mA(Max.) I <sub>OH</sub> =-8mA(Max.)			
_	current				
Test p		T			
	Test pulse output	Unisolated LVTTL level output			
	signal type				
	Test pulse output	One for each of phases-A and B			
	point				
_	Output frequency	100kHz fixed			
Samp	r -	T			
	Sampling output	Unisolated LVTTL level output			
	signal type	Compline start trigger compline stor trigger			
	Output point	Sampling start trigger, sampling stop trigger, Sampling clock trigger 1 point each			
	One-shot output	Negative logic 100nsec (fixed)			
	signal width	ivegative logic Toorisec (fixed)			
	Response speed	100nsec (Max.)			
	Rated output	I <sub>OL</sub> = 8mA(Max.) I <sub>OH</sub> = -8mA(Max.)			
	current	IOL - OITIA(MAX.)			
us maste		1			
	channel	1 channel			
	fer bus width	32-Bit width			
	fer data length	8 PCI Words length(Max.)			
	fer rate	80MB/sec(Max.133MB/sec)			
FIFO		1K-DWord			
	er/Gather function	64MB			
	upt event	Bus master event(7 points)			
Common	apt ovont	The master event(1 points)			
I/O ad	Idress	Occupies 2 locations, any 32-bytets and 64-byte boundary			
	r consumption	5VDC 300mA (Max.)			
	ating condition				
	us specification	0 - 50°C, 10 - 90%RH (No condensation)			
	nsion (mm)	33bit, 33MHz, Universal key shapes supported *1			
Weigh		121.69(L) x 63.41 (H)			
vveigr	ıı	60g			
Stand	ard	VCCI Class A, CE Marking (EMC Directive Class A, RoHS Directive), UKCA			
		Directive), UNCA			

This board requires power supply at +5 V from an expansion slot (it does not work on a machine with a +3.3-V power supply alone).

# **Support Software**

The name of the documents	Contents	How to get
Counter Driver API-CNT(WDM)	Driver software of counter input	Download (ZIP)

<sup>\*</sup> Download the software from the CONTEC website.

# **Cable & Connector**

## Cable(Option)

Shielded cable for CardBus counter input card

: CNT-68M/50M (0.5m)

Cable with 68-Pin D-sub Connector

at either Ends (Mold Type) : PCB68PS-0.5P (0.5m) : PCB68PS-1.5P (1.5m)

Shielded cable with single connector

for 68-pin 0.8mm pitch connector : PCA68PS-0.5P (0.5m)

: PCA68PS-1.5P (1.5m)

## **Accessories**

### **Accessories (Option)**

Termination Panel with Differential Receivers

for Counter Input : CTP-4D \*1 Screw Terminal (M3 x 50P) : EPD-50A \*1\*3 : EPD-68A \*2\*3 Screw Terminal (M3 x 68)


- CNT-68M/50M optional cable is required separately. PCB68PS-0.5P or PCB68PS-1.5P optional cable is required separately. "Spring-up" type terminal is used to prevent terminal screws from falling off.
- Check the CONTEC's Web site for more information on these options.

# **Packing List**

Board [CNT32-4MT(LPCI)] ...1 First step guide ... 1 CD-ROM \*1 [API-PAC(W32)] ...1 Bracket for PCI...1

\*1 The CD-ROM contains the driver software and User's Guide.

# **Block Diagram**




CNT32-4MT(LPCI)

## **Using the On- Board Connectors**

#### Connecting a Board to a Connector

Use the optional connection cable (CNT-68M/50M or PCA68PS-\*\*P, PCB68PS-\*\*P) to connect the board to an external device. Uses the cable together with a terminal block for the wiring between the board and external device.




#### **Connector Pin Assignment**

## Pin Assignment of an interface connector(CN1)(Board side)

CH0 phase-A input	A0-	- 1	35	- GND	Ground				
CH0 Phase-B input	B0-	- 2	36		Ground				
CH0 Phase-Z input	Z0-	- 3	37	- GND	Ground				
CH0 control input *1	DIO-	- 4	38		Ground				
Unconnection	N.C		39		Unconnection				
CH1 Phase-A input	A1-		40		Ground				
CH1 Phase-B input	B1-	- 7	41	- GND	Ground				
CH1 Phase-Z input	Z1-		42	- GND	Ground				
CH1 control input *1	DI1-	- 9	43	- GND	Ground				
Unconnection	N.C.	- 10	44	- N.C.	Unconnection				
CH2 Phase-A input	A2-		45		Ground				
CH2 Phase-B input	B2-	- 12	46		Ground				
CH2 Phase-Z input	Z2-		47	GND	Ground				
CH2 control input *1	DI2-	- 14	48	- GND	Ground				
Unconnection	N.C		49	- N.C.	Unconnection				
CH3 Phase-A input	A3-		50	- GND	Ground				
CH3 Phase B input	B3-		51	- GND	Ground				
CH3 Phase-Z input	Z3-		52	- GND	Ground				
CH3 control input *1	DI3-		53 -	- GND	Ground				
Unconnection	N.C.		54	- N.C.	Unconnection				
Sampling clock input	CLKIN-		55 -		Ground				
Sampling stop input	STOPIN-		56 -	- STARTIN	Sampling start input				
Unconnection	N.C		57		Unconnection				
Sampling clock output	CLKOUT-	24	58 -	- GND	Ground				
Sampling stop output Unconnection			59 -	- STARTOUT	Sampling start output				
	N.C.	- 26	60 -	- N.C.	Unconnection				
Test pulse Phase-A output	TPOA-		61 -		Test pulse Phase-B output				
Unconnection	N.C		62 -	- N.C.	Unconnection				
CH0 control output *2	D00-		63 -	- DO1	CH1 control output *2				
CH2 control output *2	DO2-		64 -	- DO3	CH3 control output *2				
Unconnection	N.C. PUP1			- N.C.	Unconnection				
Counter input signal pull up	N.C			- PUP2	Control input signal pull up				
Unconnection	Vec-		67	- N.C.	Unconnection				
+3.3V output *3	vec	34	68	- Vec	+3.3V output *3				
*1 Mb									

- \*1 The control input can serve as the general-input, counter start/stop, preset, and zero-clear. \*2 The control output can serve as the general-output, count match, abnormal input error and digital filter error "3 Supply-capable current is 500 mA (Max).

#### Pin Assignment of CNT-68M/50M



\*1 The control input can serve as the general-input, counter start/stop, preset, and zero-clear.
\*2 The control output can serve as the general-output, count match, abnormal input error and digital filter error.
\*3 Supply-capable current is 500mA (Max).

## **How to Connect the Counter Input Signal**

You can connect to a rotary encoder or linear scale with a TTL level output circuit, or to an open-collector output circuit. The signal must be an LVTTL level input and can be up to 10MHz. As pull-up resisters are provided on the board, connect the pullup voltage (3.3V to 5.5V max.) to the pull-up pins if connecting to an open collector output circuit/TTL-level output circuit. (If using 3.3V, connect to the VCC pin on the board.) Not connecting the pull-up voltage may affect the counter input channel left unconnected.

For a two-phase input, connect both phase A and phase B. For a single phase input, connect to either phase A or phase B. If not using the Z phase, this does not need to be connected.

#### Remarks

The pull-up pins are PUP1 (pin 32 \*1) for the counter input signal and PUP2 (pin 66 \*1) for the control input signal. PUP1 (pin 32):


Pull-up for A, B, and Z phase input signal (A0, B0, Z0, A1, B1, Z1, A2, B2, Z2, A3, B3, Z3). PUP2 (pin 66):

Pull-up for the control input signals and for the

sampling input signals (DI0, DI1, DI2, DI3, CLKIN, STARTIN, STOPIN).


\*1 Connector pin number on the board.

## **Example Connection for Counter Input Circuit** Connection pulled up with external 5-V power (Counter Input)




\*1: The pull-up pins are PUP1 for the counter input signal and PUP2 for the control input signal.

#### Connection pulled up with internal 3.3-V output power (Counter Input)



\*1: The pull-up pins are PUP1 for the counter input signal and PUP2 for the control input signal.



tpwh: High-level count input pulse width 50nsec (Min.) tpwl: Low-level count input pulse width 50nsec (Min.)

# ⚠ CAUTION

The connection cable length should be within 1.5 m.

To prevent noise from causing a malfunction, arrange the connection cable as away from any other signal conductor or noise source as possible.



## Connecting the control signal input/ output

## Connection of a control input

The control input signals consist of one pin per channel that can be selected as the channel's counter start/stop or preset, and one pin per board that can be used as the start, stop, and clock for sampling. The signals are LVTTL-level inputs.

As pull-up resisters ( $10 \text{K}\Omega$ ) are provided on the board, connect the pull-up voltage (3.0 V to 5.5 V max.) to the pull-up pins if connecting to an open collector output circuit/TTL-level output circuit. (If using 3.3 V, connect to the VCC pin on the board.) Not connecting the pull-up voltage may affect the control input pin left unconnected.

#### Remarks


The pull-up pins are PUP1 (pin 32 \*1) for the counter input signal and PUP2 (pin 66 \*1) for the control input signal. PUP1 (pin 32):

Pull-up for A, B, and Z phase input signal (A0, B0, Z0, A1, B1, Z1, A2, B2, Z2, A3, B3, Z3). PUP2 (pin 66):

Pull-up for the control input signals and for the sampling input signals


(DI0, DI1, DI2, DI3, CLKIN, STARTIN, STOPIN).

## Control input circuit and its sample connection Connection pulled up with external 5-V power (Control input DI0, DI1, DI2, DI3, CLKIN, STARTIN, STOPIN)



 $<sup>^{\</sup>star}1^{:}$  The pull-up pins are PUP1 for the counter input signal and PUP2 for the control input signal.

# Connection pulled up with internal 3.3-V output power (Control input DI0, DI1, DI2, DI3, CLKIN, STARTIN, STOPIN)



\*1: The pull-up pins are PUP1 for the counter input signal and PUP2 for the control input signal.

## **⚠** CAUTION


The connection cable length should be within 1.5 m.

To prevent noise from causing a malfunction, arrange the connection cable as away from any other signal conductor or noise source as possible.

#### External sampling clock signal (CLKIN)

Pin used to input the external pacer clock. The maximum frequency is 10MHz.


If the external clock input is selected as the sampling clock, sampling occurs on the falling edge of the signal.



 $tPWH: \begin{tabular}{ll} High-level clock pulse width 50nsec (Min.) \\ tPWL: \begin{tabular}{ll} Low-level clock pulse width 50nsec (Min.) \\ \end{tabular}$ 

# Other control input signals (DI0 to DI3, STARTIN, STOPIN)

These signals are TTL-level compatible and the trigger edge is software-programmable at either the rising or falling edge. High- and low-level hold times of at least 50 nsec are required to detect an edge of the signal.




 $\begin{array}{ll} t_{HIH}\colon & \text{High-level hold time } 50 \text{nsec (Min.)} \\ t_{HIL}\colon & \text{Low-level hold time } 50 \text{nsec (Min.)} \end{array}$ 

#### Connection of a control output

This outputs a general-purpose output signal (level output) or a one-shot pulse output to indicate a hardware event such as a count match. The signal is an LVTTL level output and can be set to positive or negative logic by software.

#### Control output circuit and its sample connection



CNT32-4MT(LPCI)

<sup>\*1</sup> Connector pin number on the board.